



## An Efficient CRT Based Reverse Converter for $\{2^{2n+1}-1, 2^{n-1}, 2^{2n}-1\}$ Moduli Set

Hassan Kehinde Bello<sup>1,2\*</sup> and Kazeem Alagbe Gbolagade<sup>2</sup>

<sup>1</sup>Department of Computer Science, Federal Polytechnic, Offa, Nigeria.

<sup>2</sup>Department of Computer Science, Kwara State University, Malete, Nigeria.

### Authors' contributions

This work was carried out in collaboration between authors HKB and KAG. Both authors read and approved the final manuscript.

### Article Information

DOI: 10.9734/JAMCS/2017/38517

#### Editor(s):

(1) Metin Basarir, Professor, Department of Mathematics, Sakarya University, Turkey.

#### Reviewers:

(1) Manish Mahajan, CGC College of Engineering, India.

(2) Pasupuleti Venkata Siva Kumar, VNR Vignana Jyothi Institute of Engineering and Technology, India.

(3) Utku Kose, Suleyman Demirel University, Turkey.

Complete Peer review History: <http://www.sciencedomain.org/review-history/22390>

Received 30<sup>th</sup> November 2017

Accepted 14<sup>th</sup> December 2017

Published 20<sup>th</sup> December 2017

Method Article

## Abstract

This paper presents a reverse converter for the moduli set  $\{2^{2n+1}-1, 2^{n-1}, 2^{2n}-1\}$  using a Chinese Remainder Theorem (CRT) algorithm and reverse method of data conversion. We compare our result with other converters found in literature that have the same Dynamic Range (DR) and our proposed algorithm has a better performance in terms of speed.

**Aims:** The aim of this study is to design a reverse converter for the moduli set  $\{2^{2n+1}-1, 2^{n-1}, 2^{2n}-1\}$ , determine the speed and compare it with other moduli set with the same DR in literature.

**Methodology:** We applied Chinese Remainder Theorem algorithm for data conversion.

*Keywords:* Reverse converter; moduli set; Chinese remainder theorem; dynamic range; data conversion.

## 1 Introduction

Residue Number System (RNS) is an unconventional number system with high potential for accelerating the speed of arithmetic operations. The implementation of addition and multiplication in parallel and fast architecture is possible in RNS due to its inherent carry-free properties [1,2]. In addition to these properties, it has also received a considerable attention in literature due to its modularity and fault tolerance [3]. The

\*Corresponding author: E-mail: [hassan.bello@fedpoffaonline.edu.ng](mailto:hassan.bello@fedpoffaonline.edu.ng);

RNS is considered as one of the efficient alternative number system capable to increase the speed in hardware implementation of Digital Signal Processing (DSP) [4-6].

Many moduli sets are in use in RNS with different Dynamic Range (DR). The most popular 3n-bit DR moduli set known as traditional moduli set is  $\{2^n-1, 2^n, 2^n+1\}$  [7]. Others are  $\{2^{n-1}, 2^n-1, 2^n+1\}$ ,  $\{2^{n-1}-1, 2^n-1, 2^n\}$  [8]. The dynamic range of 3n-bits produced by this moduli set will not be able to be used by any application with higher DR. 4n-bit DR 4 moduli set such as  $\{2^n-1, 2^n, 2^n+1, 2^{n+1}+1\}$ ,  $\{2^n-1, 2^n, 2^n+1, 2^{n+1}-1\}$ ,  $\{2^n-1, 2^n, 2^n+1, 2^{n+1}-1\}$  [9] were suggested. In order to raise parallelism in RNS arithmetic, 5n-bit moduli set were suggested  $\{2^n, 2^{2n}-1, 2^{2n}+1\}$ ,  $\{2^n-1, 2^n, 2^n+1, 2^{2n}+1\}$  etc. were also proposed [10].

RNS is gaining popularity among RNS researchers, but not widely used because of the following problems (i) sign detection, (ii) magnitude comparison, (iii) overflow detection (iv) Conversion from residue number to binary number etc.

The objective of this paper is to address the conversion issue by designing a RNS converter with high speed and compare it with similar converters on the state of the art with the same dynamic range.

RNS has three main parts; binary to residue conversion (forward conversion), arithmetic operations and residue to binary conversion (reverse conversion) [7]. Obviously, RNS to Binary conversion is either based on Chinese Remainder Theorem (CRT) or Mixed Radix Conversion (MRC) [11-15]. In this paper we discuss a reverse conversion using Chinese Remainder Theorem method. The rest of this paper is organized as follows: In section 2, we give a background to RNS, in section 3, we discuss the proposed converter, in section 4 we present the hardware realization, in section 5 we discuss the performance evaluation and finally we give the conclusion of the paper in section 6.

## 2 Background

Residue Number System (RNS) is the representations of a large integer number with a set of smaller integer numbers in order to make computation fast and efficient. RNS history may be traced back to 1599 years; it begins with a Chinese Scholar, Sun Tzu [16] with Chinese riddle as follows: What is the number such that when divided by 7, 5 and 3 will have the remainders of 2, 3 and 2 respectively? The procedure of obtaining the solution to the riddle is known as Chinese Remainder Theorem (CRT).

### 2.1 RNS representation

Residue Number System is defined by a set of relatively prime integers called the moduli. The moduli set is represented as  $\{m_1, m_2, m_3, \dots, m_n\}$  where  $m_k$  is the  $k^{\text{th}}$  modulus. Each integer can be represented as a set of smaller integers called the residue [17]. The residue numbers are represented by  $\{r_1, r_2, r_3, \dots, r_n\}$  where  $r_k$  is the  $k^{\text{th}}$  residue. The residue  $r_k$  is defined as the least positive remainder when X is divided by the modulus  $m_i$ . The RNS of X with respect to the moduli  $m_i$  is denoted by  $|X|_{m_i} = r_i$

Dynamic range in RNS is the product of all the moduli sets denoted by  $M = \prod_{i=1}^n m_i$  i.e.  $M = m_1 m_2 m_3 \dots m_n$  [18]. An RNS with a dynamic range M will have a unique representation between 0 and M-1 [19]

### 2.2 Data conversion methods

Data conversion is an important topic in RNS. Data need to be converted from binary to RNS before any operation can be performed on them. However, the success of hardware realization depends on both data conversion and choice of moduli. Data conversion is divided into two categories: (i) Forward conversion and (ii) Reverse conversion.

**Forward conversion:** This is the conversion of binary number to RNS. In binary system, forward conversion can be represented as

$$|x_m| = \left| \sum_{j=0}^{n-1} b_j 2^j \right|_{m_i}$$

For any n-bit non negative integer X in the range  $0 < x \leq 2^n - 1$ , the hardware computation of forward conversion is based on Look up Table (LUT) [20].

### 2.3 Reverse conversion in residue number system

Reverse conversion is the conversion of residue number system to a conventional number (binary numbers). Reverse conversion is one of the complex parts of RNS [21]. The success of reverse conversion depends on forward conversion [22]. Reverse conversion is based on two popular algorithms: Chinese Remainder Theorem (CRT) [23,24] and Mixed Radix Conversion (MRC) [25] algorithms. The use of CRT entails a large modular adder whereas MRC is a sequential process that requires a number of Look-Up Table (LUT) [26].

The Chinese Remainder Theorem is a very useful algorithm for reverse conversion; it assumes that a number will have a unique representation in RNS if we chose appropriate moduli for the RNS. The algorithm involves computation of inverse and is given by

$$X = \sum_{i=1}^n x_i M_i^{-1} \prod_{m_i | M} M_i$$

### 2.4 Moduli choice

The following points are to be carefully considered in the choice of RNS moduli

- ◆ The moduli must be relatively primed.
- ◆ The smaller the moduli, the faster the arithmetic operations.
- ◆ To avoid overflow, the dynamic range should be large enough.
- ◆ Efficiency of the RNS moduli should be considered and high efficiency is more desirable, example the RNS (15|13|11) require 12 bits it can represent  $2^{12} = 4096$ , whereas only 2145. numbers are presented the efficiency is 52%.
- ◆ Select prime numbers in sequence until a desired dynamic range is obtained.
- ◆ Moduli numbers can be restricted to power of 2.

## 3 The Proposed Algorithm

In this section, we proposed a reverse converter algorithm for the moduli set  $2^{2n+1}-1, 2^{n-1}, 2^{2n}-1$  using Chinese Remainder Theorem (CRT).

If we assume  $m_1 = 2^{2n+1}-1, m_2 = 2^{n-1}$  and  $m_3 = 2^{2n}-1$  then, the following theorem hold to be true:

**Theorem 1:** The moduli set  $\{2^{2n+1} - 1, 2^{n-1}, 2^{2n}-1\}$  are pairwise relatively prime numbers

**Proof:** Using Euclid's theorem  $\gcd(m_1, m_2) = \gcd(m_2, |m_1|_{m_2}) = 1$

$$\gcd(2^{2n+1} - 1, 2^{n-1}) = \gcd(2^{n-1}, |2^{2n+1} - 1|_{2^{n-1}})$$

$$= \gcd(2^{n-1}, -1) = 1$$

$$\text{Then, } \gcd(2^{2n+1} - 1, 2^{2n}-1) = \gcd(2^{2n}-1, |2^{2n+1} - 1|_{2^{2n}-1})$$

To evaluate  $|2^{2n+1} - 1|_{2^{2n}-1}$

$$|2^{2n+1} - 1|_{2^{2n}-1} = |2^{2n+1} |_{2^{2n}-1} - 1|_{2^{2n}-1}$$

$$= |2 \times 2^{2n} |_{2^{2n}-1} - 1|_{2^{2n}-1}$$

$$= |2 |_{2^{2n}-1} \times 2^{2n} |_{2^{2n}-1} - 1|_{2^{2n}-1}$$

$$= 2 \times |2^{2n}-1 + 1|_{2^{2n}-1} - 1|_{2^{2n}-1}$$

$$= 2 - 1$$

$$= 1$$

Implies  $\gcd(2^{2n}-1, 1) = 1$

Also

$$\begin{aligned} \gcd(2^{2n} - 1, 2^{n-1}) &= \gcd(2^{n-1}, |2^{2n} - 1|_2^{n-1}) \\ \text{if } |2^{2n} - 1|_2^{n-1} &= -1 \\ \text{then } \gcd(2^{n-1}, |2^{2n} - 1|_2^{n-1}) &= \gcd(2^{n-1}, -1) = 1 \end{aligned}$$

By the above proof, it is confirmed that  $2^{2n+1} - 1$ ,  $2^{n-1}$ ,  $2^{2n}-1$  are relatively prime since the greatest common divisor (gcd) are 1. Therefore, our proposed moduli set can be used in RNS and we can proceed to determine its reverse converter.

The confirmation of Theorem 1, is an assurance that our proposed moduli set can be used in RNS. We can therefore proceed to design its reverse converter.

**Lemma 1:** The residue of a negative number in modulo  $(2^k - 1)$  is the one's complement of  $t$  where  $0 \leq t < 2^k - 1$ .

**Lemma 2:** The multiplication of a residue number  $t$  by  $2^s$  in modulo  $(2^k - 1)$  is carried out by  $k$  bit circular left shift where  $s$  is a natural number [27]

Let our  $m_1 = 2^{2n+1} - 1$ ,  $m_2 = 2^{n-1}$ ,  $m_3 = 2^{2n}-1$ , The CRT is given by

$$X = |\sum_{i=1}^n |x_i M_i^{-1}|_{m_i} M_i|_M \quad (1)$$

$$\text{where } M_i = \prod_{j=1, j \neq i}^n m_j; \quad M_i = \frac{M}{m_i}; \quad |M_i^{-1} \times M_i| = 1 \quad (2)$$

$$M_1 = \frac{M}{m_1}; \quad M_2 = \frac{M}{m_2}; \quad M_3 = \frac{M}{m_3} \quad (3)$$

**Theorem 2:** Given the moduli set  $2^{2n+1} - 1$ ,  $2^{n-1}$ ,  $2^{2n}-1$  where  $m_1 = 2^{2n+1} - 1$ ,  $m_2 = 2^{n-1}$ ,  $m_3 = 2^{2n}-1$ , the following hold to be true:

$$|M_1^{-1}|_{m_1} = -2^{n+3} \quad (4)$$

$$|M_2^{-1}|_{m_2} = 1 \quad (5)$$

$$|M_3^{-1}|_{m_3} = 2^{n+1} \quad (6)$$

**Proof**

(i) Equation (4) is true only if we can demonstrate that  $(2^{n-1})(2^{2n}-1)(-2^{n+3}) = 1$  w.r.t  $2^{2n+1} - 1$

$$\begin{aligned} |(2^{n-1})(2^{2n}-1)(-2^{n+3})|_2^{2n+1-1} &= |(2^{2n}-1)(-2^{2n+2})|_2^{2n+1-1} \\ &= |(2^{-1}2^{2n+1}-1)|_2^{2n+1-1} (-2^1 2^{2n+1})|_2^{2n+1-1} \\ &= |((2^{-1}2^{2n+1}-1)+1)-1|_2^{2n+1-1} (-2^1 2^{2n+1}-1+1)|_2^{2n+1-1} \\ &= (2^{-1}(1)-1)(-2^1) \\ &= (-2^{-1})(-2^1) \\ &= 1. \end{aligned}$$

(ii) Equation (5) is also true only if we can demonstrate that  $(2^{2n+1}-1)(2^{2n}-1)(1) = 1$  w.r.t  $2^{n-1}$

$$\begin{aligned} |(2^{2n+1}-1)(2^{2n}-1)|_2^{n-1} &= |(2^1 2^n 2^n - 1)(2^n 2^n - 1)|_2^{n-1} \\ &= |(2^1 2^1 2^1 2^{n-1} 2^{n-1} - 1)(2^1 2^1 2^{n-1} 2^{n-1} - 1)|_2^{n-1} \\ &= (0-1)(0-1) \\ &= (-1)(-1) \\ &= 1 \end{aligned}$$

(iii) Equation (6) is also true only if we can demonstrate that  $(2^{2n+1}-1)(2^{n-1})(2^{n+1}) = 1$  w.r.t  $2^{2n}-1$

$$\begin{aligned} |(2^{2n+1}-1)(2^{n-1})(2^{n+1})|_2^{2n-1} &= |(2^{2n+1}-1)(2^{2n})|_2^{2n-1} \\ &= |((2^1(2^{2n}-1)+1)-1)|_2^{2n-1} (2^{2n}-1+1)|_2^{2n-1} \end{aligned}$$

$$\begin{aligned} &=|(2^1(1)-1)(1) \\ &=2-1 \\ &=1 \end{aligned}$$

From equation (1)

$$\begin{aligned} X &= |\sum_{i=1}^n x_i M_i^{-1} |_{M_i} M_i |_M = \sum_{i=1}^n M_i^{-1} |_{M_i} x_i - M \times K \\ M &= (2^{2n+1} - 1)(2^{n-1})(2^{2n}-1) \\ M_1 &= (2^{n-1})(2^{2n}-1) \\ M_2 &= (2^{2n+1} - 1)(2^{2n}-1) \\ M_3 &= (2^{2n+1} - 1)(2^{n-1}) \end{aligned}$$

$$X = |(m_2 m_3 M_1^{-1} X_1) + (m_1 m_3 M_2^{-1} X_2) + (m_1 m_2 M_3^{-1} X_3)|_M - M \times K$$

$$\begin{aligned} &= [(2^{n-1})(2^{2n}-1)(-2^{n+2})X_1 + (2^{2n+1}-1)(2^{2n}-1)(1)X_2 + (2^{2n+1}-1)(2^{n-1})(2^{n+1})X_3] - M \times K \\ &= [(-2^{4n+2} + 2^{2n+2})X_1 + (2^{4n+1} - 2^{2n+1} - 2^{2n+1})X_2 + (2^{4n+1} - 2^{2n})X_3]_M - M \times K \\ &= [(-2^{4n+2} + 2^{2n+2})X_1 + (2^{4n+1} - 2^{2n+1} - 2^{2n+1})X_2 + (2^{4n+1} - 2^{2n})X_3]_M - (2^{n-1})(2^{2n+1} - 1)(2^{2n}-1) \times K \\ &= 2^{n-1} \{ (-2^{3n+3} + 2^{n+3})X_1 + (2^{3n+2} - 2^{n+2} - 2^{n+1} + 2^{1-n})X_2 + 2^{3n+2} - 2^{n+1} \} X_3 - (2^{2n+1} - 1)(2^{2n}-1) \times K \end{aligned}$$

By computing the floor values in modulo  $2^{n-1}$

$$\left\lfloor \frac{X}{2^{n-1}} \right\rfloor = [(-2^{3n+3} + 2^{n+3})X_1 + (2^{3n+2} - 2^{n+2} - 2^{n+1} + 2^{1-n})X_2 + 2^{3n+2} - 2^{n+1} X_3]_{M'} \tag{7}$$

where  $M' = (2^{2n+1} - 1)(2^{2n}-1)$

$$\begin{aligned} \left\lfloor \frac{X}{2^{n-1}} \right\rfloor &= [(-2^{n+3})(2^{2n}-1)X_1 + (2^{2n}-1)(2^{n+2} - 2^{1-n})X_2]_{M'} + (2^{3n+2} - 2^{n+1})X_3_{M'} \\ &= [(-2^{n+3})X_1]_{M'} + [2^{n+2} - 2^{1-n}]X_2_{M'} + [(2^{3n+2} - 2^{n+1})X_3]_{M'} \end{aligned} \tag{8}$$

For hardware convenience, let compute the value of  $\left\lfloor \frac{X}{2^{n-1}} \right\rfloor$  using

$$X = \left\lfloor \frac{X}{2^{n-1}} \right\rfloor \times 2^{n-1} - X_i \tag{9}$$

Form (11) let,

$$P1 = |-2^{n+3}X_1|_{M'} \tag{10}$$

$$P2 = |(2^{n+2} - 2^{n-1})X_2|_{M'} \tag{11}$$

$$P3 = |(2^{3n+2} - 2^{n+1})X_3|_{M'} \tag{12}$$

$$\left\lfloor \frac{X}{2^{n-1}} \right\rfloor = P1 + P2 + P3 \tag{13}$$

For effective implementation of our hardware, we simplify equations (10), (11) and (12) further.

### 3.1 Evaluation of P1, P2 and P3

By applying lemma 2 in the modulo lemma 2 in modulo  $M' = (2^{2n+1}-1)(2^{2n}-1)$

The bit representations of our residues  $x_1, x_2$  and  $x_3$  are as follow:

$$P1 = |-2^{n+3}X_1|_{M'} = \underbrace{\underbrace{\{1..1\}}_{n+3} x_{1,2n}, x_{1,2n-1}, \dots, x_{1,1} x_{1,0}}_{4n+1} \underbrace{\{111 \dots 1111\}}_{n-3} \tag{14}$$

$$\begin{aligned}
 P2 &= |(2^{n+2} - 2^{n-1})X_2|_M \\
 P2 &\text{ is divided into two parts as} \\
 P21 &= |(2^{n+2} X_2|_M \\
 &= \underbrace{00\dots00}_{n+2} \underbrace{x_{1,n-2}x_{1,n-3} \dots x_{1,1}x_{1,0}}_{n-1} \underbrace{000\dots00}_{2n} \\
 &\qquad\qquad\qquad 4n+1 \\
 P22 &= |-2^{n-1}X_2|_M \\
 &= -\underbrace{000\dots00}_{n-2} \underbrace{x_{1,n-2}x_{1,n-3} \dots x_{1,1}x_{1,0}}_{n-2} \underbrace{000\dots00}_{2n+3} \\
 &\qquad\qquad\qquad 4n+1 \\
 &= \underbrace{111\dots111}_{n-2} \underbrace{x_{1,n-2}x_{1,n-3} \dots x_{1,1}x_{1,0}}_{n-2} \underbrace{111\dots111}_{2n+3} \\
 &\qquad\qquad\qquad 4n+1 \\
 P3 &= |(2^{3n+2} - 2^{n+1})X_2|_M \\
 P3 &\text{ is also divided into two namely P31 and P32 represented below} \\
 P31 &= |(2^{3n+2} X_2|_M = 000\dots00 \underbrace{x_{3,2n-1}x_{3,2n-2} \dots x_{3,1}x_{3,0}}_{2n+1} 000\dots00 \\
 &= \underbrace{(000\dots00)}_{n+1} + \underbrace{00\dots00}_{2n+1} \underbrace{x_{3,2n-1}x_{3,2n-2} \dots x_{3,1}x_{3,0}}_{2n} \\
 &= \underbrace{00\dots00}_{2n+1} \underbrace{x_{3,2n-1}x_{3,2n-2} \dots x_{3,1}x_{3,0}}_{2n} \\
 &\qquad\qquad\qquad 4n+1 \\
 P32 &= |-2^{n+1} X_3|_M = -000\dots00 \underbrace{x_{3,2n-1}x_{3,2n-2} \dots x_{3,1}x_{3,0}}_{2n} 000\dots00 \\
 &= \underbrace{111\dots11}_{n+1} \underbrace{x_{3,2n-1}x_{3,2n-2} \dots x_{3,1}x_{3,0}}_{2n} \underbrace{111\dots11}_n \\
 &\qquad\qquad\qquad 4n+1
 \end{aligned}
 \tag{15}$$

### 4 Hardware Realization

The hardware implementation of the proposed Reverse converter is based on equations (10), (11), (12) and (13). The variables P1, P2 and P3 are added by carry save adder (CSA) to produce C and S. The carry propagation is used to add C and S which finally produced the final result as seen in Fig. 1.




Fig. 1. Architecture of the proposed converter

## 5 Performance Evaluation and Comparison

The primary digital characteristics of any digital design are the speed, area and power. Latency is the time between the data input and the processing data output while, timing is the logical delay between elements. When a design doesn't meet timing, it means that the delay of the critical path is larger than the target clock period [28]. Since our architecture is CRT based, therefore, it eliminates intermediate binary stage in the proposed architecture and our architecture facilitates the implementation of RNS based processor by reducing the latency and the complexity introduced by binary stage..

In order to evaluate the performance of the proposed reverse converter, we compare it with similar best known reverse converters. The dynamic range of the proposed converter is  $5n$  bits and is compared with other converters in literature with the same dynamic range. The comparison considered four converters; it compares our converter with each as can be seen in Table 1. The proposed converter has a better performance in term of speed than [19,13]. Also [12] has the same delay with our converter and lastly [3] is better than our proposed converter.

**Table 1. Table of comparison**

Converter	Number of Moduli set	Dynamic Range	Delay	Remark
The proposed Converter	3	5-n bit	$8n+3$	The proposed Converter
[19]	3	5n-bit	$10n+13$	The proposed converter is better
[13]	3	5-n bit	$8n+4$	The proposed converter is better
[12]	4	5-n bit	$8n+3$	Same with the proposed converter
[3]	3	5-n bit	$8n+1$	Better than the proposed converter

## 6 Conclusion

In this paper, a reverse converter for three moduli set  $\{2^{2n+1}-1, 2^{n-1}, 2^{2n}-1\}$  with  $5n$ -bit dynamic range based on CRT is presented. Comparison of our proposed reverse converter with some converters in literature that have the same dynamic range [19,13] showed that our proposed reverse converter gives a better performance in term of speed. However, it will be of future research interest to describe the scheme on VHDL and carry out the implementation on Field Programmable Gate Array (FPGA).

## Competing Interests

Authors have declared that no competing interests exist.

## References

- [1] Sabbagh Molahosseini A, Kuchaki Rafsanjani M, Ghafour SH, Hushemipour M. A reduced Area reverse converter for the Moduli Set  $\{2^n, 2^n-1, 2^{2n}-1\}$ . International Journal of Advancements in Computing Technology. 2010;2(5).
- [2] Mrs Anitha Bai K, Mr. Balarama KR. Design and implementation of arbitrary modulo-Set RNS forward converters on FPGA. International Journal of Engineering and Management Research. 2014;4(6). ISSN No: 2250-0758

- [3] Arash Hariri, Keivan N, Reza R. A new high dynamic range moduli set with efficient reverse converter. *An International Journal of Computer and Mathematics with Applications*. 2008;55:660-668.
- [4] Negovan Stamenkovic, Vladica Stojanovic. Constant-coefficient FIR filter based on residue number system arithmetic. *Serbian Journal of Electrical Engineering*. 2012;9(3):325-342.
- [5] Amir S. Molahosseini, Keivan Navi, Chitra D, Omid K, Somayeh T. Efficient reverse converter design for the new 4-Moduli Set  $\{2^n-1, 2^n, 2^n+1, 2^{2n+1}-1\}$  and  $\{2^n-1, 2^n, 2^n+1, 2^{2n}-1, 2^{2n+1}\}$  based on new CRT. *IEEE Transaction Circuits and System-I: Regular Paper*. 2010;57(4).
- [6] Edem K. Bankas, Kazeem A. Gbolagade “ A new efficient RNS Reverse converter for the 4-moduli set  $\{2^n, 2^n+1, 2^n-1, 2^{2n+1}-1\}$  World academy of science and engineering and Technology. *International Journal of Computer Control Quantum and Information Engineering*. 2014;8(2).
- [7] MohammedReza T, Elham K. Mohammad E. Keivan N. Efficient reverse converter design for five moduli set  $\{2^n, 2^{2n+1}-1, 2^{n/2}-1, 2^{n/2}+1, 2^n+1\}$ . *Journal of Computations and Modeling*. 2012;2(1):93-108.
- [8] Wang W, Swang MNS, Ahmad MO, Wang Y. A high speed residue to binary converter and scheme of VLSI implementation. *IEEE Transaction Circuit System II Analog Digital Signal Processing*. 2000;47(12):1576-1581.
- [9] Cao B, Strikantan T, Chang CH. Efficient reverse converters for the our- moduli sets  $\{2^n-1, 2^n, 2^n+1, 2^{n+1}-1\}$  and  $\{2^n-1, 2^n, 2^n+1, 2^{n-1}-1\}$  proc. *IEEE Comput. Digit Tech*. 2005;152:687–695.
- [10] Gbolagade KA. An efficient MRC based RNS to binary converter for the moduli set  $\{2^{2n}-1, 2^n, 2^{2n+1}-1\}$ . *International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)*. 2013;2(10). ISSN: 2278 – 1323
- [11] Kazeem Alagbe Gbolagade. New adder based RNS to binary converters for the  $\{2^{n+1}+1, 2^{n+1}-1, 2^n\}$  Moduli set. *International Scholarly Research Network. ISRN Signal Processing*. 2011;article ID 272768:7. DOI:10.5402/2011/272768
- [12] Bin Cao, Chip-Hong Chang. An efficient reverse converter for the 4-Moduli  $\{2^n-1, 2^n, 2^n+1, 2^{2n+1}\}$  based on the new Chinese remainder theorem. *IEEE Transaction Circuits and System Fundamental Theory and Applications*. 2003;50(10).
- [13] Hiasat AA. VLSI implementation of new arithmetic residue to binary decoders. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst*. 2005;13(1):153–158.
- [14] Gbolagade KA, Chaves R, Sousa L, Cotofana SD. Residue number system operands to decimal inversion for 3-moduli set. In *Proceedings of the 51<sup>st</sup> IEEE Midwest Symposium on Circuits and System*. Knoxville. Tenn, USA. 2008;791-794.
- [15] Bello HK, Gbolagade KA. A MRC based RNS to binary converter using the moduli set  $\{2^{2n+1}-1, 2^{n-1}, 2^{2n}-1\}$ . *International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)*. 2017;6(7). ISSN: 2278 – 1323.
- [16] Soderstrand MA, Jenkins WK, Julliet G, Taylor FJ. Residue number system arithmetic. *Modern Application in Digital Signal Processing*; 1986.
- [17] Omar Abdelfattah. Data conversion in residue number system. M.Sc. Thesis, McGill University Montreal, Canada; 2011.



- [18] Navid Habibi, Mohammad Reza S. An improved RNS reverse converter in three moduli set. Journal of Computer and Robotics. 2016;9(2):27-32.
- [19] Bhardwaj M, Srikanthan T, Clarke CT. A reverse converter for the 4-moduli superset  $\{2^n-1, 2^n, 2^n+1, 2^{n+1}+1\}$  in Proc. 14th IEEE Symp. Computer Arithmetic, Adelaide, Australia. 1999;168–175.
- [20] Neha Singh. An overview of residue number system. National Seminar of Devices, Circuits and Communication; 2008.
- [21] Fereshteh BG, Shiva T. An efficient Ne3w CRT based reverse converter for the 4- moduli set  $\{2^n, 2^{2n}+1, 2^n+1, 2^n-1\}$ . (IJCSIS) International Journal of Computer Science and Information Security. 2016;14(12).
- [22] Gbolagade KA, Chaves R, Sousa L, Cotofana SD. An improved RNS reverse converter for the  $\{2^{2n+1}-1, 2^n, 2^n-1\}$  moduli set. ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems; 2010.
- [23] Piestrak SJ. Design of residue generators and multi-operand modular adders using carry-save adders. IEEE Trans. Comput. 1994;423(1):68-77.
- [24] Elleithy KM, Bayoumi MA. Fast and flexible architectures for RNS arithmetic decoding. IEEE Trans. Circuits Syst. 1992;39(4):226-235.
- [25] Huang CH. A fully parallel mixed radix conversion algorithm for residue number applications. IEEE Trans. Comput. 1983;32(4):398-402.
- [26] Bin Cao, Chip-Hong Chang, Thambipillai S. Adder based residue to binary converters for a new balanced 4-moduli set. Proceedings of the 3<sup>rd</sup> International Symposium on Image and Signal Processing and Analysis; 2013.
- [27] Szabo NS, Tanaka RI. Residue number system and its applications to computer technology. McGraw Hill, New York; 1967.
- [28] Amani G, Andraws S. A high speed residue-to-binary converter for the three moduli  $\{2^{2n+2}-1, 2^{2n+1}-1, 2^n\}$  set. International Journal of Computer Science. 2013;10(4):1.

---

© 2017 Bello and Gbolagade; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/4.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

**Peer-review history:**

The peer review history for this paper can be accessed here (Please copy paste the total link in your browser address bar)

<http://sciedomain.org/review-history/22390>